

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/901,416	07/09/2001	Guoqiang Xing	TI-31729	7364
23494	7590 03/24/2003			
TEXAS INSTRUMENTS INCORPORATED			EXAMINER	
DALLAS, TX	474, M/S 3999 75265		NGUYEN, THANH T	
			ART UNIT	PAPER NUMBER
			2813	7
			DATE MAILED: 03/24/2003	Ŏ

Please find below and/or attached an Office communication concerning this application or proceeding.

		A martine de la constante de l	the state of the s		
		Application No.	Applicant(s)		
Office Action Summary		09/901,416	XING ET AL.		
		Examiner	Art Unit		
		Thanh T. Nguyen	2813		
Period fe	Th MAILING DATE of this communication approximation or Reply	op ars on the cover she t with	the correspond nce address		
THE - Exte after - If the - If NC - Failt - Any	ORTENED STATUTORY PERIOD FOR REP MAILING DATE OF THIS COMMUNICATION nsions of time may be available under the provisions of 37 CFR 1 SIX (6) MONTHS from the mailing date of this communication. It is period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period for reply within the set or extended period for reply will, by staturely received by the Office later than three months after the mailed patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply ply within the statutory minimum of thirty (3t d will apply and will expire SIX (6) MONTHS tte. cause the application to become ABANT	be timely filed D) days will be considered timely. For from the mailing date of this communication.		
1)⊠	Responsive to communication(s) filed on 16	December 2002 .			
2a)⊠		his action is non-final.			
3) <u></u> Dispositi	Since this application is in condition for allow closed in accordance with the practice under the claims	vance except for formal matter r <i>Ex parte Quayle</i> , 1935 C.D. 1	s, prosecution as to the merits is 11, 453 O.G. 213.		
4)⊠	Claim(s) 1-13 is/are pending in the application	on.			
	4a) Of the above claim(s) is/are withdr	awn from consideration.			
5)	Claim(s) is/are allowed.				
6)🛛	Claim(s) 1-13 is/are rejected.				
7)	Claim(s) is/are objected to.		•		
8)[Claim(s) are subject to restriction and	or election requirement.			
Applicati	on Papers				
9) 🗌 .	The specification is objected to by the Examin	er.			
10) 🔲 🧻	The drawing(s) filed on is/are: a)□ acc	epted or b) objected to by the l	Examiner.		
	Applicant may not request that any objection to t	he drawing(s) be held in abeyance	e. See 37 CFR 1.85(a).		
11) 🗌 -	The proposed drawing correction filed on	_ is: a)∏ approved b)∏ disa _l	pproved by the Examiner.		
_	If approved, corrected drawings are required in re				
12) 🔲 🗀	The oath or declaration is objected to by the E	xaminer.			
Priority u	inder 35 U.S.C. §§ 119 and 120				
13)	Acknowledgment is made of a claim for foreig	n priority under 35 U.S.C. § 11	19(a)-(d) or (f).		
a)[☐ All b)☐ Some * c)☐ None of:				
	1. Certified copies of the priority documen	ts have been received.			
	2. Certified copies of the priority documents have been received in Application No				
	3. Copies of the certified copies of the pricapplication from the International B ee the attached detailed Office action for a lis	ureau (PCT Rule 17.2(a)).	G		
14)∐ A	cknowledgment is made of a claim for domes	tic priority under 35 U.S.C. § 1	19(e) (to a provisional application)		
a)	☐ The translation of the foreign language procknowledgment is made of a claim for domes	ovisional application has been	received.		
Attachment					
2) 🔲 Notice	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of Inform	mary (PTO-413) Paper No(s) mal Patent Application (PTO-152)		
6. Patent and Tra FO-326 (Rev		ction Summary	Part of Paper No. 8		

Art Unit: 2813

DETAILED ACTION

Response to Arguments

Applicant's arguments filed 12/16/02 have been fully considered but they are not persuasive.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-13 are stand rejected under 35 U.S.C. 103(a) as being unpatentable over Flanner et al. (U.S. Patent No. 6,410,437) in view of Blosse et al. (U.S. Patent No. 6,399,512).

Regarding to claims 1-4, Flanner et al. teaches in figures 3-12 a method of forming interconnects comprising:

providing a silicon substrate (16) containing one or more electrically conductive devices (18),

forming a first dielectric layer (14) over the silicon substrate (16),

forming a second dielectric layer (8, 12, an OSG as claimed in claim 2, layer (10) is an optional layer therefore dielectric layer (8, and 12) are formed as a single unitary layer (see col.

Art Unit: 2813

5, lines 20-26)) over first dielectric layer (14), the dielectric constant of second dielectric layer is less than 3.0 (as claimed in claim 1, see col. 1, lines 28-47, organosilicate glass (OSG) low-k material dielectric constant is lower than 4.0),

forming a first hardmask layer (6, a silicon nitride (inorganic) cap layer is used as a masking layer to etch a trench (20) as shown in figures 7-8, as claimed in claim 4) over the second dielectric layer (8, 12, OSG),

forming a second mask layer (4, antireflective layer is used as a masking layer to etch a trench 20 as shown in figures 7-8) on the first hardmask layer (6),

Forming a trench (20) in the second dielectric layer (8, 12), and

Filling the trench with a conductive material (copper, see col. 8, lines 28-29, as claimed in claim 3).

Flanner teaches using an anti-reflective layer (4) as a mask to etch a trench (20) in second dielectric layer (8, 12) as shown in figures 7-8, but fails to teach that an antiflective layer is a hardmask layer (non-organic material) comprises a titanium nitride layer (TiN). -Nevertheless, such processing step is known in the semiconductor processing art as evidenced by Blosse et al. Blosse et al. teaches a method of forming a contact trench structure by using an antireflective layer of TiN as a mask layer (see col. 5, lines 50-67). Since, TiN is an inorganic material (not an organic material, such as photoresist), hence TiN is a hardmask layer.

Therefore, it would have been obvious to a person of ordinary skill in the art at the time of the invention was made would have used a TiN as a second hardmask layer in the process of Flanner et al. as taught by Blosse et al. *because* TiN layer is not only functioning as a masking layer to protect the underlying layer during trench etching but also having antireflection property

Art Unit: 2813

during photolithographic process so that a greater resolution in photolithographic process to produce a contact trench structure for interconnects can be obtained.

Regarding to claims 5-8, Flanner teaches in figures 9-14 a method for forming interconnects comprising:

providing a silicon substrate (16) containing one or more electrically conductive devices (18),

forming a first dielectric layer (14) over the silicon substrate (16),

forming a second dielectric layer (8, 12, an OSG as claimed in claim 6, layer (10) is an optional layer, therefore dielectric layer (8, and 12) are formed as a single unitary layer (see col. 5, lines 20-26)) over first dielectric layer (14), the dielectric constant of second dielectric layer is less than 3.0 (as claimed in claim 5, see col. 1, lines 28-47, organosilicate glass (OSG) low-k material dielectric constant is lower than 4.0),

forming a first hardmask layer (6, a silicon nitride (inorganic) cap layer is used as a masking layer to etch a trench 20 as shown in figures 7-8, as claimed in claim 8) over the second dielectric layer (8, 12, OSG),

forming a second mask layer (4, antireflective layer is used as a masking layer to etch a trench 20 as shown in figure 10) on the first hardmask layer (6),

Etching a first opening in the second mask layer (4) of a first width (see figure 10),

Forming a first trench of a second width (see figure 10) in the second dielectric layer (8, and 12), the second width is less than the first width (see figure 10),

Etching a second opening in the first hardmask layer (6) of a first width (see figure 11),

Forming a second trench of a first width in the second dielectric layer (8, 12), the second trench is positioned over the first trench (see figure 12, noted that layer 8 and 12 are formed as a single unitary layer), and

Filling first and second trenches with a conducting material (copper, see col. 8, lines 28-29, as claimed in claim 7).

Flanner teaches using an anti-reflective layer (4) as a mask to etch a trench (20) in second dielectric layer (8, 12) as shown in figures 9-10 but fails to teach that an antiflective layer is a hardmask layer (non-organic material) comprises a Titanium nitride layer (TiN). Nevertheless, such processing step is known in the semiconductor processing art as evidenced by Blosse et al. Blosse et al. teaches a method of forming a contact trench structure by using an antireflective layer of TiN as a mask layer (see col. 5, lines 50-67). Since, TiN is an inorganic material (not an organic material, such as photoresist), hence TiN is a hardmask layer.

Therefore, it would have been obvious to a person of ordinary skill in the art at the time of the invention was made would have used a TiN as a second hardmask layer in the process of Flanner et al. as taught by Blosse et al. *because* TiN layer is not only functioning as a masking layer to protect the underlying layer during trench etching but also having antireflection property during photolithographic process so that a greater resolution in photolithographic process to produce a contact trench structure for interconnects can be obtained.

Regarding to claims 9-13, Flanner teaches in figures 9-14, a method for forming interconnects, comprising:

Art Unit: 2813

providing a silicon substrate (16) containing one or more electrically conductive devices (18),

Forming a first etch stop layer (14) over the silicon layer (16),

Forming a first dielectric layer (12, OSG as claimed in claim 10) over the first etch stop layer (14), the dielectric constant of the first dielectric layer is less than 3.0 (as claimed in claim 9, see col. 1, lines 28-47, organosilicate glass (OSG) low-k material dielectric constant is lower than 4.0),

Forming a second etch stop layer (10) over the first dielectric layer (12),

Forming a second dielectric layer (8, OSG as claimed in claim 11) over the second etch stop layer (10), dielectric constant of second dielectric layer is less than 3.0 (as claimed in claim 9, see col. 1, lines 28-47, organosilicate glass (OSG) low-k material dielectric constant is lower than 4.0),

forming a first hardmask layer (6, a silicon nitride (inorganic) cap layer is used as a masking layer to etch a trench 20 as shown in figures 7-8, as claimed in claim 13) over the second dielectric layer (8),

forming a second mask layer (4, antireflective layer is used as a masking layer to etch a trench 20 as shown in figure 10) on the first hardmask layer (6),

Etching a first opening in the second hardmask layer (4) of a first width (see figure 10),

Forming a first trench of a second width in the second dielectric layer (8), the second width is less than the first width (see figure 10),

Etching a second opening in the first hardmask layer (6) of a first width (see figure 11),

Art Unit: 2813

Forming a second trench of a first width in the second dielectric layer (8), second trench is positioned over the first trench (see figure 12),

Simultaneously etching second trench to a depth of the second etch stop layer (10) and first trench to a depth of the first etch stop layer (see figure 12), and

Filling the first and second trenches with a conducting material (copper, see col. 8, lines 28-29, as claimed in claim 12).

Flanner teaches using an anti-reflective layer (4) as a mask to etch a trench (20) in second dielectric layer (8, 12) as shown in figures 9-10 but fails to teach that an antiflective layer is a hardmask layer (non-organic material) comprises a Titanium nitride layer (TiN). Nevertheless, such processing step is known in the semiconductor processing art as evidenced by Blosse et al. Blosse et al. teaches a method of forming a contact trench structure by using an antireflective layer of TiN as a mask layer (see col. 5, lines 50-67). Since, TiN is an inorganic material (not an organic material, such as photoresist), hence TiN is a hardmask layer.

Therefore, it would have been obvious to a person of ordinary skill in the art at the time of the invention was made would have used a TiN as a second hardmask layer in the process of Flanner et al. as taught by Blosse et al. *because* TiN layer is not only functioning as a masking layer to protect the underlying layer during trench etching but also having antireflection property during photolithographic process so that a greater resolution in photolithographic process to produce a contact trench structure for interconnects can be obtained.

Applicant's arguments filed 12/16/02 have been fully considered but they are not persuasive.

Applicant contends that Flanner et al. does not teach layers 4 and 6 functions as a hardmask. In response to applicant that Flanner et al. teaches layer 4 and 6 function as hardmask to form the opening (see figure 3-8). Flanner et al teaches layer 4 uses as a mask layer to etch layer 6 (see figure 5), and layer 6 uses as a mask layer to etch layers 8-14 (see figure 6).

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Art Unit: 2813

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thanh Nguyen whose telephone number is (703) 308-9439, or by Email via address Thanh.Nguyen@uspto.gov. The examiner can normally be reached on Monday-Thursday from 6:30AM to 4:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Carl Whitehead, Jr., can be reached on (703) 308-4940. The fax phone number for this Group is (703) 308-7722.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 308-0956 (See MPEP 203.08).

Thanh Nguyen

SUPERVICORY PRIMARY ELVALIMEER

TECHNOLOGY CENTER 2800